Signal Integrity at High Speed: A Practical Guide for Product Engineers
As data rates climb above 1 Gbps, signal integrity becomes the difference between a working board and an expensive paperweight. Here's what every engineer needs to know.
Signal integrity used to be a niche concern — the domain of RF engineers and high-speed memory designers. That era is over. Today, a typical product engineer designing a board with USB 3.0, PCIe, HDMI, or high-speed LVDS is dealing with data rates where signal integrity is not optional. Get it wrong and your board simply won't work reliably, regardless of how good your schematic is.
This guide is for product engineers who understand digital design but haven't had to think seriously about transmission line effects, termination, or inter-symbol interference. We'll cover the core concepts and the practical rules that keep high-speed signals clean.
When Does Signal Integrity Matter?
The rule of thumb: signal integrity becomes critical when your signal's rise time is faster than twice the propagation delay of your trace. In practice, this means any interface running above ~100 MHz clock rate, or with sub-nanosecond edge rates, needs SI consideration. USB 3.0, PCIe Gen 2+, DDR4, MIPI, Gigabit Ethernet — all of these require deliberate SI design.
Traces Are Transmission Lines
At high speed, a PCB trace is not a simple wire — it's a transmission line with a characteristic impedance determined by its geometry and the surrounding dielectric. Mismatched impedances cause reflections. Reflections corrupt data. Every high-speed trace needs a controlled impedance and a matched termination.
Controlled Impedance: The Foundation
Most high-speed interfaces specify a characteristic impedance — typically 50Ω for single-ended signals and 100Ω differential for pairs. Achieving controlled impedance requires coordination between your stackup, trace width, and dielectric properties. This is not something you can calculate in your head — use a field solver or your PCB manufacturer's impedance calculator, and specify impedance control in your fab notes.
Common controlled impedance structures include microstrip (trace on outer layer over a reference plane) and stripline (trace buried between two reference planes). Stripline has better EMI performance; microstrip is easier to inspect. Choose based on your interface requirements and layer budget.
Differential Pairs Must Be Matched and Coupled
Differential pairs — USB, PCIe, HDMI, LVDS — rely on the receiver rejecting common-mode noise. This only works if the two traces in the pair are tightly coupled (routed together, consistent spacing) and length-matched. A length mismatch of even a few hundred mils at multi-Gbps data rates introduces skew that degrades eye opening and causes bit errors. Route pairs together from driver to receiver with no breaks, matched lengths, and consistent separation.
Termination Strategies
Unterminated transmission lines reflect energy back toward the driver, causing ringing and overshoot. The right termination strategy depends on your topology. Series termination (a resistor at the source) absorbs reflections at the driver. Parallel termination (a resistor to power or ground at the load) absorbs at the receiver. AC termination (an RC at the receiver) reduces DC power consumption. Most modern high-speed interfaces specify their termination in the standard — follow it.
"A board that passes DRC is not a board that has good signal integrity. DRC checks geometry rules. Signal integrity requires understanding physics. The two are not the same."
Via Stubs and Their Effects
When a high-speed signal transitions between layers via a through-hole via, the unused portion of the via barrel below the signal layer acts as a stub — a small transmission line stub that resonates at a frequency determined by its length. At high data rates, this resonance falls within the signal bandwidth and causes significant attenuation. The solution is back-drilling (controlled depth drilling to remove the stub) or using blind/buried vias where the stub is eliminated by design. Specify back-drilling in your fab notes for any via carrying signals above ~3 Gbps.
Reference Planes and Return Currents
Every signal current has a return current that flows in the reference plane below it. This return current mirrors the signal path directly beneath the trace. If there's a gap or split in the reference plane under a high-speed trace, the return current must detour around the gap — creating a loop antenna that radiates EMI and degrades signal quality. Never route high-speed signals over plane splits. Keep reference planes continuous under all critical signal routes.
Getting It Right the First Time
High-speed signal integrity issues are notoriously difficult to debug on hardware. By the time you're probing a failing board with a scope, you're already in a re-spin. The investment is in pre-layout simulation and stackup planning. Use your EDA tool's SI simulation if available, work with your PCB manufacturer to define a stackup that hits your impedance targets, and do a focused SI review of your layout before releasing files.
At HarQuinn Tech, SI review is a standard part of every hardware project above 100 MHz. If you're designing a board with high-speed interfaces and want a second set of eyes before you spin, reach out.
Need Signal Integrity Review?
Our hardware team reviews high-speed designs for SI, stackup, and layout issues before your first spin.